| | | |
|---|---|---|
| **(51) International Patent Classification** [7] :  **H01L 27/146 // H04N 3/15** | **A1** | **(11) International Publication Number:**   **WO 00/55919** |
| | | **(43) International Publication Date:**   21 September 2000 (21.09.00) |

**(54) Title:** LOW-NOISE CMOS ACTIVE PIXEL SENSOR FOR IMAGING ARRAYS WITH HIGH SPEED GLOBAL OR ROW RESET

**(57) Abstract**

An active-pixel low-noise imaging system for implementation in CMOS or in other semiconductor fabrication technologies uses three transistors and a single capacitance per pixel. The first transistor serves as a reset and a transimpedance amplifier to facilitate high impedance and suppress reset noise without requiring expensive on-chip or off-chip memory. The second transistor is an access MOSFET used to read the signal from each pixel and multiplex the signal outputs from an array of pixels. The third MOSFET resets the detector after the integrated signal has been read. Since the detector sense node is "pinned" by the feedback amplifier, reset noise is reduced to that generated by the much smaller feedback capacitance. In addition, by using a small but well-defined feedback capacitor, an amplifier with a narrow bandwidth can be used, provided its unity-gain frequency is sufficient. Since the pixel-based amplifier's output capacitance is far smaller than the bus capacitance, the total energy consumed during reset is very small and overall power consumption is kept at a level consistent with battery-powered operation.

# LOW-NOISE CMOS ACTIVE PIXEL SENSOR
# FOR IMAGING ARRAYS WITH HIGH SPEED
# GLOBAL OR ROW RESET

## BACKGROUND OF THE INVENTION

### 1.   Field of the Invention

The present invention relates to electronic imaging devices and, in
particular, to CMOS imagers having a relatively small number of analog components in
5    each pixel.

### 2.   Description of Related Art

There presently exist many alternatives to CCD sensors for generating
video or still images. The various schemes can be grouped into two basic classes,
depending upon whether signal amplification is performed at each pixel site or in
10    support circuits outside the pixel array. Passive-pixel sensors perform amplification
outside the array. Passive pixel sensors exhibit pixel simplicity and maximized optical
fill factor. Active-pixel sensors include an amplifier at each pixel site. Active pixel
sensors optimize signal transfer and sensitivity.

The simplest passive pixel comprises a photodiode and an access
15    transistor. The photo-generated charge is passively transferred from each pixel to
downstream circuits. The integrated charge must, however, be efficiently transferred
with low noise and non-uniformity. Since each column of pixels often shares a common
row or column bus for reading the signal, noise and non-uniformity suppression are
typically facilitated in the "column" buffer servicing each bus. One example of a prior
20    art passive pixel implementation is shown in Figure 1. It uses a buffer consisting of a
transimpedance amplifier with capacitive feedback to yield reasonable sensitivity
considering the large bus capacitance. Such charge-amplification was not generally
practical for on-chip implementation in early MOS imaging sensors. Accordingly,
alternative schemes compatible with NMOS technology were used. The basic prior art
25    scheme shown in Figure 2 was mass-produced by Hitachi for camcorders. The key
refinements over the Figure 1 scheme include anti-blooming control and circuitry for

2

reducing fixed pattern noise. Though these imagers were inferior to the emerging charge coupled device (CCD) imagers available at the time, similar MOS imagers are still being offered commercially today.

Subsequent efforts at improving passive-pixel imager performance have
5     also focused on column buffer enhancements. The column buffer was improved by using an enhancement/depletion inverter amplifier to provide reasonably large amplification in a small amount of real estate. Its 40 lux sensitivity was still nearly an order of magnitude below that of competing CCD-based sensors. Others worked to enhance sensitivity and facilitate automatic gain control via charge amplification in the
10    column buffer. More recently, the capacitive-feedback transimpedance amplifier (CTIA) concept of Figure 1 has served as a basis for further development, as exemplified by U.S. Patent Nos. 5,043,820 and 5,345,266. The CTIA is nearly ideal for passive-pixel readout if the problems with temporal noise pickup and fixed-pattern noise are adequately addressed.

15            Though much progress has been made in developing passive-pixel imagers, their temporal S/N performance is still fundamentally inferior to competing CCD imagers. Their bus capacitance translates to read noise of at least 60 e- for 352 x 288 formats. Since the bus capacitance increases with array size, larger formats have even higher noise. CCDs, on the other hand, typically have read noise of 20 to 40 e- at
20    video frame rates. The allure of producing imagers with conventional MOS fabrication technologies rather than esoteric CCD processes (which usually require many implantation steps and complex interface circuitry) encouraged the development of active-pixel sensors. In order to mitigate the noise associated with the bus capacitance, amplification was added to the pixel via the phototransistor. One such approach called a
25    Base-Stored Image Sensor (BASIS) used a bipolar transistor in emitter follower configuration with a downstream correlated double sample to suppress random and temporal noise. By storing the photogenerated-signal on the phototransistor's base to provide charge amplification, the minimum scene illumination was reduced to $10^{-3}$ lux in a linear sensor array. However, the minimum scene illumination was higher ($10^{-2}$
30    lux) in a two-dimensional BASIS imager having 310,000 pixels because the photoresponse non-uniformity was relatively high ($\leq 2\%$). These MOS imagers had adequate sensitivity, but their pixel pitch was too large at about 13 $\mu$m. This left the

3

problem of shrinking the pixel pitch while also reducing photoresponse non-uniformity.

Since the incorporation of bipolar phototransistors is not strictly compatible with mainstream CMOS processes, some approaches have segregated

5    photodetection and signal amplification. United States Patent Nos. 5,296,696 and 5,083,016, for example, describe active-pixel sensors essentially comprising a three-transistor pixel with photodiode. These implementations still exhibit inadequate performance. The '696 patent, for example, augments the basic source-follower configuration of the '016 patent with a column buffer that cancels fixed pattern noise,

10   but adds a fourth transistor that creates a floating node vulnerable to generation of random offsets for charge-pumping and concomitant charge redistribution. The '016 patent offers a method for reducing offset errors, but not with adequate accuracy and resolution to be useful for competing with CCDs. Furthermore, these and other similar approaches requires 3-4 transistors in the pixel (at least one of which is

15   relatively large to minimize 1/f noise) in addition to the photodiode. These implementations also require off-chip signal processing for best S/N performance because none addresses the dominant source of temporal noise. In order to eliminate or greatly suppress the reset noise (kTC) generated by resetting the detector capacitance, a dedicated memory element is usually needed, either on-chip or off-

20   chip, to store the reset voltage to apply correlated double sampling and coherently subtract the correlated reset noise while the photo-generated voltage is being read.

This basic deficiency was addressed in U.S. Patent No. 5,471,515 by developing an active pixel sensor (APS) that uses intra-pixel charge transfer to store the reset charge at each pixel at the start of each imaging frame. The floating gate

25   APS facilitates correlated double sampling with high efficiency by adding several transistors and relying on a photogate for signal detection. The concomitant drawbacks, however, are intractable because they increase imager cost. The former adds several transistors to each pixel and several million transistors to each imager thereby reducing production yield. The latter is not compatible with standard CMOS

30   gate fabrication so a non-standard process must be developed. These deficiencies were tackled in U.S. Patent Nos. 5,576,763 and 5,541,402 issued to Ackland et al. and U.S. Patent Nos. 5,587,596 and 5,608,243 issued to Chi et al. Ackland addressed the image lag issues associated with the intra-pixel charge transfer means. But his

**4**

approach still requires a non-standard CMOS process. Chi reduced pixel complexity by using the simplest possible active pixel comprising only a phototransistor and reset MOSFET. Chi's implementation still suffers from reset noise and compromises spectral response at longer wavelengths because the photodiode is in an n-well.

5    In addition to the aforementioned APS schemes that pursue charge-based signal manipulation to facilitate low temporal and fixed pattern noise in CMOS, alternative schemes use the native amplification provided by CMOS. Figure 3, for example, is a schematic circuit diagram illustrating a transimpedance amplifier system for active-pixel imaging sensors (U.S. Patent No. 4,794,247). This disclosure teaches a

10   pixel-based CTIA with offset cancellation. This design provides high sensitivity if the feedback capacitance is minimized to thereby maximize transimpedance. Unfortunately, the need for both p-type and n-type transistors within the small pixel creates severe pixel real estate problems for the designer. The pixel layout is thus very inefficient in conventional LOCOS (local oxidation of silicon) processes because the p-FET must be

15   in an n-well and the n-FET in a p-well. Ideally, only one transistor polarity should be present in the pixel to minimize circuit area and thereby maximize photodetector area.

<center>SUMMARY OF THE INVENTION</center>

The present invention comprises an active-pixel low-noise imaging

20   system for implementation in CMOS or in other semiconductor fabrication technologies. The low-noise amplifier system greatly minimizes reset (kT/C) noise while simultaneously providing global reset using a minimum of active circuitry in each pixel including the photodetector and three transistors of identical polarity. The first transistor serves as a reset and a transimpedance amplifier to facilitate high impedance and

25   suppress reset noise without needing expensive on-chip or off-chip memory. The second transistor is an access MOSFET used to read the signal from each pixel and multiplex the signal outputs from an array of pixels. The third MOSFET resets the detector after the integrated signal has been read. Since the detector sense node is "pinned" by the feedback amplifier, reset noise is reduced to that generated by the much smaller

30   feedback capacitance. Also, by using a small but well-defined feedback capacitor, an amplifier with a narrow bandwidth can be used, provided its unity-gain frequency is sufficient; this is typical of DC amplifiers operated subthreshold. Since the pixel-based

amplifier's output capacitance is far smaller than the bus capacitance, the total energy

consumed during reset is very small and overall power consumption is kept at a level

consistent with battery-powered operation. In addition, all the pixels may be reset

simultaneously to facilitate synchronous image formation across the entire imager. In

5      the typical two-dimensional array, the signal readout and multiplexing are performed, as

in the prior art, by horizontal and vertical shift registers.


## BRIEF DESCRIPTION OF THE DRAWINGS

          Other objects and the many attendant advantages of this invention will be

10     readily apparent upon reference to the following detailed descriptions when considered

in conjunction with the accompanying drawings in which like reference numerals

designate like parts throughout the figures, and wherein:

          Figure 1 is a schematic circuit diagram illustrating an amplifier system

for a passive-pixel MOS photodiode array according to the prior art;

15               Figure 2 is a schematic circuit diagram illustrating an amplifier system

for a passive-pixel sensor according to the prior art;

          Figure 3 is a schematic circuit diagram illustrating a transimpedance

amplifier system for active-pixel imaging sensors according to the prior art (U.S. Patent

No. 4,794,247);

20               Figure 4 is a schematic circuit diagram illustrating a low-noise active-

pixel sensor according to the present invention implemented in a 7 $\mu$m x 15 $\mu$m pixel

configuration using 0.6 $\mu$m CMOS;

          Figure 5 is a CAD layout illustrating the low-noise active-pixel sensor

according to the present invention implemented in a 7 $\mu$m x 15 $\mu$m configuration using

25     0.6 $\mu$m CMOS;

          Figure 6 is a schematic circuit diagram illustrating a second embodiment

of the low-noise active-pixel of the present invention; and

          Figure 7 is a schematic circuit diagram illustrating a small signal

equivalent circuit of the present invention.

6
## DETAILED DESCRIPTION

## OF THE PREFERRED EMBODIMENTS

Visible imaging systems implemented in CMOS have the potential for significant reductions in cost and power requirements in components such as image
5    sensors, drive electronics, and output signal conditioning electronics. A video camera, for example, can be configured as a single CMOS integrated circuit supported by only an oscillator (i.e. clock) and a battery. Such a CMOS imaging system requires lower voltages and dissipates less power than a CCD-based system. These improvements translate into smaller camera size, longer battery life, and applicability to many new
10    products.

Because of the advantages offered by CMOS visible imagers, there has been considerable effort to develop active-pixel sensor (APS) devices. Active-pixel sensors can provide low read noise comparable or superior to scientific grade CCD systems. The active circuit in each pixel of an APS device, however, utilizes cell "real
15    estate" that could otherwise be used to enable imagers having optical format compatible with standard lenses and/or to maximize the sensor optical fill factor for high sensitivity. Active-pixel circuits also may increase power dissipation relative to passive-pixel alternatives, increase fixed pattern noise (possibly requiring additional circuitry to suppress the noise), and limit scalability.

20    A low noise amplifier according to the present invention is formed by the aggregate circuitry in each pixel and the column buffer servicing that column or row of pixels. The signals from the active pixels are subsequently read using a standard column buffer augmented with a current source supporting a high transimpedance amplifier in each pixel. In addition to suppressing the detector's reset noise, the column buffer in the
25    downstream electronics typically performs additional correlated double sampling, sample-and-hold, optional video pipelining, and column amplifier offset cancellation functions to suppress the temporal and spatial noise that would otherwise be generated by the column buffer.

The low-noise system of the present invention provides the following key
30    functions: (1) synchronous image formation for distortion-free image capture; (2) suppression of reset noise without having to provide means for analog memory and signal subtraction for each pixel to facilitate correlated double sampling; (3) signal

readout with high sensitivity; and (4) compatibility with imaging array fabrication at pixel pitch smaller than 5 microns.

The present invention has the advantage of full process compatibility with standard silicided submicron CMOS, helps to maximize yield and minimize die

5    cost because the circuit complexity is distributed amongst the active-pixels and peripheral circuits, and exploits the signal processing capability inherent in CMOS. The invention's spectral response is broad from near ultra-violet (400 nm) to near-infrared (>800 nm). A final advantage is the flexibility to collocate digital logic and signal-processing circuits due to the high immunity to electromagnetic interference provided by

10   the signal amplification.

Because the low-noise system of the present invention has only three MOSFETs of identical polarity in each pixel, the invention offers competitive as-drawn optical fill factor. In a presently preferred embodiment, implemented using 0.6 $\mu$m design rules, 34% fill factor was achieved in a 7 $\mu$m by 15 $\mu$m pixel. The effective

15   optical fill factor is somewhat larger due to lateral collection and the large diffusion length of commercial CMOS processes.

The low-noise APS system provides temporal read noise of <20 e- (at data rates compatible with either video imaging or still photography via electronic means), fixed pattern noise significantly below 0.1% of the maximum signal (on par

20   with competing CCD imagers), <0.5% nonlinearity, >=1.5 V swing for 3.3 V power supply, large charge-handling capacity, and variable sensitivity using simple serial interface updated on a frame-by-frame basis via digital interface to a host microprocessor.

The CMOS readout and amplification system of the present invention

25   includes a practical design for an active-pixel array that enables competitive optical fill factors and very low read noise. A prototype embodiment of the low-noise APS invention forms a visible imager comprising an array of 1024 (columns) by 512 (rows) of visible light detectors (photodetectors). The rows and columns of pixels are spaced 15 microns and 7 microns, respectively, using standard 0.6 $\mu$m design rules. Subsequent

30   CAD layouts using 0.5 and 0.25 $\mu$m rules show that the invention provides similar fill factor at a highly desirable pitch of 5 $\mu$m in both directions. Four columns and rows of detectors at the perimeter of the light-sensitive region are covered with metal and used to establish the dark level for off-chip signal processing. In addition, the detectors in each

row are covered with color filters to produce color imagers. For example, the odd rows may begin at the left with red, green, then blue filters, and the even rows may begin with blue, red, then green filters, with these patterns repeating to fill the respective rows.

5      A low-noise active-pixel sensor 10 according to the present invention is illustrated in Figure 4. In the preferred embodiment, each pixel 10 in a sensor array (not shown) comprises a photodetector, such as a photodiode 12, for example, connected to the gate of a dual-driver MOSFET 14, and one leg of a reset MOSFET 16. A feedback capacitance 32 is connected across the source and drain of the reset MOSFET 16, and between the gate and the source legs of the dual-driver MOSFET 14. A row select

10     MOSFET 18 has one leg connected to MOSFET 14. Column bus 20 connects all the pixels in a column of the photodetector array by way of the row select MOSFET 18 to a source supply 22. A global reset bus 30 connects to the gate of reset MOSFET 16. Photodiode 12 may comprise a substrate diode, for example, with the silicide cleared. In this embodiment, it is necessary to clear the silicide because it is opaque to visible light.

15     Pixel 10 is designed as simply as possible to obtain the largest available light detecting area while providing broad spectral response, control of blooming and signal integration time, and compatibility with CMOS production processes.

     For maximum compatibility with standard submicron CMOS processes, photodiode 12 may be formed at the same time as the lightly doped drain (LDD) implant

20     of n-type MOSFETs for the chosen process; this creates an n-on-p photodiode junction in the p-type substrate. Since no additional ion implantation is necessary, the process and wafer cost for active-pixel circuit 10 are the same as those of standard, high volume digital electronic products.

     The photodetectors 12 are reset simultaneously throughout the array.

25     Reset is initiated by fully enabling the row select MOSFETs 18 of the pixels in the array, thereby connecting a current source located in each column buffer to the active pixels in each column. The current source may be an n-type MOSFET 22 driven by a bias voltage, $V_{bias}$ and powered from $V_{dd}$. Topologically, the pixel amplifiers throughout the imager are configured as distributed transimpedance amplifiers with capacitive-feedback

30     provided by a specific feedback capacitance $C_{fb}$ 32. In the preferred embodiment, $C_{fb}$ 32 is drawn at 12.6 fF to facilitate greater than 12 bit dynamic range. However, $C_{fb}$ can be made as small as approximately 0.1fF to minimize read noise. At 1 fF, for example, the read noise is made as low as 2 e- at video frame rates by intentionally adding capacitance

(~2pF) to the bus (a typical bus has a capacitance of approximately 1 to 2 pF for typical

television-like formats). The inventors have determined that the circuit performs well

with a value of $C_{fb}$ up to approximately 15 fF, depending upon design requirements.

Those skilled in the art can determine the most appropriate value of $C_{fb}$ within the

5    disclosed range for a particular design's performance requirements.

The driver MOSFET 14 thus acts as a transconductance, and reset

MOSFET 16 acts as a switch controlled by the reset clock. The amplifier and

photodiode reset within an aperture of microseconds using standard 0.6 micron CMOS

technology. The invention also reduces the fixed-pattern offsets from the driver

10   MOSFET 14 in each pixel because the photodiode node charges to a voltage that

suppresses driver MOSFET 14 variations from pixel-to-pixel.

The imager then integrates the signal for a prescribed integration time

after which a mechanical shutter is closed to prevent further signal integration. The

signals from the photodiodes 12 are subsequently read out after the prescribed

15   integration time one row at a time, from the bottom to the top of the array. Within each

row, for example, the photodiodes 12 are read out from left to right. Readout is initiated

by enabling the access MOSFETs 18 of all the photodiodes 12 in each selected row, on a

row-by-row basis. The pixel amplifiers in the selected rows are configured as distributed

transimpedance amplifiers with the transimpedance established primarily by the

20   feedback capacitance $C_{fb}$ 32 and by the MOSFET overlap capacitance implemented in

each pixel and current source supplied by each column buffer. When extremely high

transimpedance is needed, the gate-drain capacitance of the driver MOSFET 14 may be

set as the primary "transcapacitance" by not implementing the feedback capacitance $C_{fb}$

32, or by disabling the feedback capacitance $C_{fb}$ 32. The driver MOSFET 14 thus acts as

25   a transconductance, and the signals read out with high sensitivity.

Figure 5 illustrates a Computer Aided Design (CAD) layout of a low-

noise active-pixel sensor 50 according to the present invention implemented in a 7 $\mu$m x

15 $\mu$m pixel configuration using 0.6 $\mu$m CMOS. The regions include: transfer bus 51,

reset bus 52, transfer FET 53, ground connect 54, amplifier FET 55, $C_{fb}$ 56, photodiode

30   57, signal bus 58, and reset FET 59.

In a second embodiment, highest possible sensitivity is facilitated by

using the overlap capacitance $C_{gd}$ 34, i.e., the Miller capacitance of the inverter

amplifier, as the primary gain mechanism. This configuration would be preferred for

achieving < 10 e- read noise and as low as 2 e- read noise at television-like frame rates. In this alternative embodiment, shown in Figure 6, the photodiodes 12 are reset globally or on a row-by-row basis throughout the array. Progressive reset is initialized by enabling the access MOSFETs 18 in each successive row, thereby connecting the current

5    source located in each column buffer to the active pixels in each selected row. Progressive reset is preferred in order to minimize the substrate transient that occurs when the entire array or row is reset. By distributing the reset process, a progressive reset design reduces the reset current, and thereby reduces the substrate transient. The current source can simply be an appropriately sized n-type MOSFET 22 driven by a bias

10   voltage $V_{bias}$ and powered from $V_{dd}$ to supply the necessary current for row reset. Topologically, the pixel amplifiers in the selected row are configured as distributed transimpedance amplifiers with capacitive feedback provided by the MOSFET overlap capacitance $C_{gd}$ 34 implemented in each pixel, rather than the larger feedback capacitance $C_{fb}$ 32 of Figure 4. The driver MOSFET 14 thus acts as a transconductance,

15   and reset MOSFET 16 acts as a switch controlled by the reset clock. The amplifier and photodiode are reset within a few microseconds using standard 0.6 micron CMOS technology. The invention also reduces the fixed-pattern offsets from the driver MOSFET 14 in each pixel because the photodiode node charges to a voltage that suppresses the driver MOSFET 14 variations from pixel-to-pixel.

20             Figure 7 is a schematic circuit diagram illustrating the small signal equivalent circuit of the alternate embodiment. The feedback capacitance $C_{fb}$ can be set to zero and typically smaller $C_{gd}$ is used for generating the highest possible sensitivity.

             Although the present invention has been described with respect to specific embodiments thereof, various changes and modifications can be carried out by

25   those skilled in the art without departing from the scope of the invention. Therefore, it is intended that the present invention encompass such changes and modifications as fall within the scope of the appended claims.

## CLAIMS

What Is Claimed Is:

1       1.      An active-pixel sensor circuit having a photodetector, an access

2  transistor, a reset transistor and an amplifier transistor, the circuit comprising:

3          a feedback capacitor connected between a node, the node formed by the

4          photodetector and a gate of the amplifier transistor, and a drain of the amplifier

5          transistor.

1       2.      The circuit of Claim 1, further comprising a column buffer connected to

2  the access transistor via a column bus.

1       3.      The circuit of Claim 2, wherein the feedback capacitor has a capacitance

2  within the range of approximately 0.1 - 15 fF.

1       4.      The circuit of Claim 2, wherein the feedback capacitor has a capacitance

2  of approximately 12.6 fF.

1       5.      The circuit of Claim 2, wherein the feedback capacitor comprises a gate-

2  drain capacitance of the amplifier transistor.

1       6.      The circuit of Claim 2, wherein the photodetector comprises a

2  photodiode formed as a substrate diode having the silicide cleared.

1       7.      The circuit of Claim 2, wherein the amplifier transistor is configured as a

2  distributed transimpedance amplifier having capacitive feedback provided by the

3  feedback capacitor.

1       8.      The circuit of Claim 7, wherein the transistors are MOSFETs of identical

2  polarity fabricated in CMOS.

12

1       9.      An active pixel sensor circuit comprising:

2               a photodetector element having a node;

3               a reset transistor having a source connected to the node and a gate

4       connected to a reset bus;

5               an amplifier transistor having a source connected to the photodetector, a

6       gate connected to the node, and a drain connected to a drain of the reset

7       transistor;

8               a feedback capacitor connected between the gate and drain of the

9       amplifier transistor; and

10              a transfer transistor having a drain connected to the drain of the amplifier

11      transistor, a gate connected to a transfer signal bus, and a source connected to a

12      column bus.

1       10.     The circuit of Claim 9 further comprising a column buffer connected to

2       the column bus.

1       11.     The circuit of Claim 10, wherein the feedback capacitor has a

2       capacitance within the range of approximately 0.1 - 15 fF.

1       12.     The circuit of Claim 10, wherein the feedback capacitor has a

2       capacitance of approximately 12.6 fF.

1       13.     The circuit of Claim 10, wherein the feedback capacitor comprises a

2       gate-drain capacitance of the amplifier transistor.

1       14.     The circuit of Claim 10, wherein the photodetector comprises a

2       photodiode formed as a substrate diode having the silicide cleared.

1       15.     The circuit of Claim 10, wherein the amplifier transistor operates as a

2       distributed transimpedance amplifier having capacitive feedback provided by the

3       feedback capacitor.

1        16.    The circuit of Claim 15, wherein the transistors are MOSFETs of

2    identical polarity fabricated in CMOS.

1        17.    A three-transistor active-pixel sensor circuit having a photodetector, an

2    access transistor, a reset transistor and an amplifier transistor, the improvement

3    comprising a feedback capacitor connected between a gate and a drain of the amplifier

4    transistor.

1        18.    The circuit of Claim 17, wherein the circuit further comprises a column

2    buffer connected to the access transistor via a column bus.

1        19.    The circuit of Claim 18, wherein the feedback capacitor comprises a

2    gate-drain capacitance of the amplifier transistor.

1        20.    The circuit of Claim 18, wherein the amplifier transistor is configured as

2    a distributed transimpedance amplifier having capacitive feedback provided by the

3    feedback capacitor.

# FIG. I
## PRIOR ART



# FIG. 2
## PRIOR ART

2 / 4



FIG. 3
PRIOR ART



FIG. 4

FIG. 6



FIG. 7

4/4



FIG. 5

## A. CLASSIFICATION OF SUBJECT MATTER
IPC 7    H01L27/146   //H04N3/15

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7    H01L    H04N

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category* | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|---|---|---|
| X | MCGRATH R D ET AL: "FA 11.2: CURRENT-MEDIATED, CURRENT-RESET 768X512 ACTIVE PIXEL SENSOR ARRAY" IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE,US,IEEE INC. NEW YORK, vol. 40, 1 February 1997 (1997-02-01), pages 182-183,452, XP000753062 ISSN: 0193-6530 the whole document | 1,2,5, 7-10,13, 15-20 |
| X | US 5 322 994 A (UNO MASAYUKI) 21 June 1994 (1994-06-21) <br><br> column 3, line 48 -column 5, line 12 column 5, line 29 - line 35 figures 4,7,15 | 1,2,5, 7-10,13, 15-20 |

-/--

[X] Further documents are listed in the continuation of box C.    [X] Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

| Date of the actual completion of the international search | Date of mailing of the international search report |
|---|---|
| 13 July 2000 | 21/07/2000 |

| Name and mailing address of the ISA | Authorized officer |
|---|---|
| European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo nl, Fax: (+31–70) 340–3016 | Visscher, E |

| C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT | | |
|---|---|---|
| Category * | Citation of document, with indication,where appropriate, of the relevant passages | Relevant to claim No. |
| A | US 5 488 415 A (UNO MASAYUKI)<br>30 January 1996 (1996-01-30)<br>column 2, line 27 -column 4, line 23<br>figure 3 | 1-20 |
| A | US 4 794 247 A (STINEMAN JR JOHN A)<br>27 December 1988 (1988-12-27)<br>cited in the application<br>the whole document | 1-20 |

| Patent document cited in search report | | Publication date | Patent family member(s) | | Publication date |
|---|---|---|---|---|---|
| US 5322994 | A | 21-06-1994 | JP | 2884205 B | 19-04-1999 |
| | | | JP | 5207375 A | 13-08-1993 |
| US 5488415 | A | 30-01-1996 | JP | 7030714 A | 31-01-1995 |
| | | | JP | 7203319 A | 04-08-1995 |
| US 4794247 | A | 27-12-1988 | DE | 3875722 A | 10-12-1992 |
| | | | DE | 3875722 T | 15-04-1993 |
| | | | EP | 0331695 A | 13-09-1989 |
| | | | IL | 87466 A | 15-01-1992 |
| | | | JP | 2501254 T | 26-04-1990 |
| | | | WO | 8902674 A | 23-03-1989 |